

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
8 February 2001 (08.02.2001)

PCT

(10) International Publication Number  
WO 01/10013 A1

(51) International Patent Classification<sup>7</sup>: H03F 1/02,  
H03G 3/00

(74) Agent: URE, Michael, J.; Tropian, Inc., Attention: Patent  
Counsel, Suite 150, 20813 Stevens Creek Boulevard, Cu-  
pertino, CA 95014-5649 (US).

(21) International Application Number: PCT/US00/20841

(22) International Filing Date: 31 July 2000 (31.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/362,880 29 July 1999 (29.07.1999) US  
09/564,548 4 May 2000 (04.05.2000) US

(71) Applicant (for all designated States except US):  
TROPION, INC. [US/US]; Suite 150, 20813 Stevens  
Creek Boulevard, Cupertino, CA 95014-5649 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,  
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,  
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,  
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,  
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SL, TJ, TM, TR,  
TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.

(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian  
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European  
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG,  
CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

(72) Inventors; and


(75) Inventors/Applicants (for US only): SANDER, Wendell  
[US/US]; 112 Harwood Court, Los Gatos, CA 95032  
(US). MCCUNE, Earl, W., Jr. [US/US]; 2252 Sutter  
Avenue, Santa Clara, CA 95050 (US). MECK, Ronald,  
A. [US/US]; 3630 Old San Jose Road, Soquel, CA 95073  
(US).

Published:

— With international search report.

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: HIGH-EFFICIENCY MODULATING RF AMPLIFIER



(57) Abstract: The present invention provides for high-efficiency power control of a high-efficiency (e.g. hard-limiting or switch-mode) power amplifier. The spread between a maximum frequency of the desired modulation and the operating frequency of a switch-mode DC-DC converter is reduced by following the switch-mode converter with an active linear regulator. The linear regulator controls the operating voltage of the power amplifier with sufficient bandwidth to reproduce the desired amplitude modulation waveform. The linear regulator rejects variations on its input voltage even while the output voltage is changed in response to an applied control signal. Amplitude modulation is achieved by varying the operating voltage on the power amplifier. High efficiency is enhanced by allowing the switch-mode DC-to-DC converter to also vary its output voltage such that the voltage drop across the linear regulator is kept at a low and relatively constant level.

WO 01/10013 A1

## **HIGH-EFFICIENCY MODULATING RF AMPLIFIER**

### **BACKGROUND OF THE INVENTION**

#### **1. Field of the Invention**

The present invention relates to RF amplifiers and signal modulation.

#### **2. State of the Art**

Battery life is a significant concern in wireless communications devices such as cellular telephones, pagers, wireless modems, etc. Radio-frequency transmission, especially, consumes considerable power. A contributing factor to such power consumption is inefficient power amplifier operation. A typical RF power amplifier for wireless communications operates with only about 10% efficiency. Clearly, a low-cost technique for significantly boosting amplifier efficiency would satisfy an acute need.

Furthermore, most modern digital wireless communications devices operate on a packet basis. That is, the transmitted information is sent in a series of one or more short bursts, where the transmitter is active only during the burst times and inactive at all other times. It is therefore also desirable that control of burst activation and deactivation be controlled in an energy-efficient manner, further contributing to extended battery life.

Power amplifiers are classified into different groups: Class A, Class B, Class AB, etc. The different classes of power amplifiers usually signify different biasing conditions. In designing an RF power amplifier, there is usually a trade-off between linearity and efficiency. The different classes of amplifier operation offer designers ways to balance these two parameters.

Generally speaking, power amplifiers are divided into two different categories, linear and non-linear. Linear amplifiers (e.g. Class A amplifiers and Class B push-pull amplifiers), maintain high linearity, resulting in faithful reproduction of the input signal at their output since the output signal is linearly proportional to the input signal. In non-linear amplifiers (e.g. single-ended Class B and Class C ampli-

fiers), the output signal is not directly proportional to the input signal. The resulting amplitude distortion on the output signal makes these amplifiers most applicable to signals without any amplitude modulation, which are also known as constant-envelope signals.

Amplifier output efficiency is defined as the ratio between the RF output power and the input (DC) power. A major source of power amplifier inefficiency is power dissipated in the transistor. A Class A amplifier is inefficient since current flows continuously through the device. Conventionally, efficiency is improved by trading-off linearity for increased efficiency. In Class B amplifiers, for example, biasing conditions are chosen such that the output signal is cut off during half of the cycle unless the opposing half is provided by a second transistor (push-pull). As a result, the waveform will be less linear. The output waveform may still be made sinusoidal using a tank circuit or other filter to filter out higher and lower frequency components.

Class C amplifiers conduct during less than 50% of the cycle, in order to further increase efficiency; i.e., if the output current conduction angle is less than 180 degrees, the amplifier is referred to as Class C. This mode of operation can have a greater efficiency than Class A or Class B, but it typically creates more distortion than Class A or Class B amplifiers. In the case of a Class C amplifier, there is still some change in output amplitude when the input amplitude is varied. This is because the Class C amplifier operates as a constant current source--albeit one that is only on briefly--and not a switch.

The remaining classes of amplifiers vigorously attack the problem of power dissipation within the transistor, using the transistor merely as a switch. The underlying principle of such amplifiers is that a switch ideally dissipates no power, for there is either zero voltage across it or zero current through it. Since the switch's  $V \cdot I$  product is therefore always zero, there is no dissipation in this device. A Class E power amplifier uses a single transistor, in contrast with a Class D

power amplifier, which uses two transistors

In real life, however, switches are not ideal. (Switches have turn on/off time and on-resistance.) The associated dissipation degrades efficiency. The prior art has therefore sought for ways to modify so-called "switch-mode" amplifiers (in which the transistor is driven to act as a switch at the operating frequency to minimize the power dissipated while the transistor is conducting current) so that the switch voltage is zero for a non-zero interval of time about the instant of switching, thereby decreasing power dissipation. The Class E amplifier uses a reactive output network that provides enough degrees of freedom to shape the switch voltage to have both zero value and zero slope at switch turn-on, thus reducing switching losses. Class F amplifiers are still a further class of switch-mode amplifiers. Class F amplifiers generate a more square output waveform as compared to the usual sinewave. This "squaring-up" of the output waveform is achieved by encouraging the generation of odd-order harmonics (i.e., x3, x5, x7, etc.) and suppressing the even-order harmonics (i.e., x2, x4, etc.) in the output network.

An example of a known power amplifier for use in a cellular telephone is shown in Figure 1. GSM cellular telephones, for example, must be capable of programming output power over a 30dBm range. In addition, the transmitter turn-on and turn-off profiles must be accurately controlled to prevent spurious emissions. Power is controlled directly by the DSP (digital signal processor) of the cellular telephone, via a DAC (digital to analog converter). In the circuit of Figure 1, a signal GCTL drives the gate of an external AGC amplifier that controls the RF level to the power amplifier. A portion of the output is fed back, via a directional coupler, for closed-loop operation. The amplifier in Figure 1 is not a switch-mode amplifier. Rather, the amplifier is at best a Class AB amplifier driven into saturation, and hence demonstrates relatively poor efficiency.

Figure 2 shows an example of a known Class E power amplifier, described in U.S. Patent 3,919,656. An RF input signal is coupled over a lead 1 to a driver

stage 2, the latter controlling the active device 5 via a signal coupled over a lead 3. The active device 5 acts substantially as a switch when appropriately driven by the driver 2. The output port of the active device is therefore represented as a single-pole single-throw switch 6. Connected across the switch 6 is the series combination of a DC power supply 7 and the input port of a load network 9. The output port of the load network 9 is connected to the load 11. As the switch 6 is cyclically operated at the desired AC output frequency, DC energy from the power supply 7 is converted into AC energy at the switching frequency (and harmonics thereof).

U.S. Patent 3,900,823 to Sokal et al. describes feedback control of Class E power amplifiers. The need for feedback control suggests the inability to fully characterize device behavior, which in turn suggests substantial departure from operation of the device as a true switch. Sokal further describes a solution to the problem of feedthrough power control at low power levels by controlling RF input drive magnitude through application of negative feedback techniques to control the DC power supply of one or more preceding stages. The need for feedback control imposes constraints of feedback loop dynamics on a system.

The Class E amplifier arrangement of Figure 2, although it is theoretically capable of achieving high conversion efficiency, suffers from the disadvantage that large voltage swings occur at the output of the active device, due to ringing. This large voltage swing, which typically exceeds three times the supply voltage, precludes the use of the Class E circuit with certain active devices which have a low breakdown voltage.

To operate an RF power amplifier in switch mode, it is necessary to drive the output transistor(s) rapidly between cutoff and full-on, and then back to cutoff, in a repetitive manner. The means required to achieve this fast switching is dependent on the type of transistor chosen to be used as the switch: for a field-effect transistor (FET), the controlling parameter is the gate-source voltage, and for a bipolar transistor (BJT, HBT) the controlling parameter is the base-emitter current.

However, the driving circuit in the RF amplifier of Figure 2 typically includes a matching network consisting of a tuned (resonant) circuit. Referring to Figure 3, in such an arrangement, an RF input signal is coupled to a driver amplifier, typically of Class A operation. An output signal of the driver amplifier is coupled through the matching network to a control terminal of the switching transistor, shown in Figure 3 as an FET. As with design of the load network of Figure 2, proper design of the matching network is not an easy matter.

Various designs have attempted to improve on different aspects of the basic Class E amplifier. One such design is described in Choi et al., *A Physically Based Analytic Model of FET Class-E Power Amplifiers--Designing for Maximum PAE*, IEEE Transactions on Microwave Theory and Techniques, Vol. 47, No. 9, September 1999. This contribution models various non-idealities of the FET switch and from such a model derives conclusions about advantageous Class E amplifier design. For the chosen topology, maximum power-added efficiency (PAE) of about 55% occurs at a power level of one-half watt or less. At higher powers, PAE is dramatically reduced, e.g., less than 30% at 2W.

The PAE of a power amplifier is set by the amount of DC supply power required to realize the last 26dB of gain required to achieve the final output power. (At this level of gain, the power input to the amplifier through the driving signal--which is not readily susceptible to measurement--becomes negligible.) Presently, there are no known amplifying devices capable of producing output powers of 1W or greater at radio frequencies and that also provide a power gain of at least 26dB. Accordingly, one or more amplifiers must be provided ahead of the final stage, and the DC power consumed by such amplifiers must be included in the determination of overall PAE.

Conventional design practice calls for an amplifier designer to impedance-match the driver output impedance to the input impedance of the final switching transistor. The actual output power therefore required from the driver stage is

defined by the required voltage (or current) operating into the (usually low) effective input impedance of the switching element. A specific impedance for the input of the switching transistor is not definable, since the concept of impedance requires linear operation, and a switch is very nonlinear.

An example of an RF amplifier circuit in accordance with the foregoing approach is shown in Figure 4. An interstage "T section" consisting of an inductor L1, a shunt capacitor C and an inductor L2 is used to match the driver stage to an assumed 50 ohm load (i.e., the final stage).

This conventional practice treats the interstage between the drive and final stages as a linear network, which it is not. Further, the conventional practice maximizes power transfer between the driver and final stages (an intended consequence of impedance matching). Thus, for example, in order to develop the required drive voltage for a FET as the switching transistor, the driver must also develop in-phase current as well to provide the impedance-matched power.

Another example of a conventional RF power amplifier circuit is shown in Figure 5. This circuit uses "resonant interstage matching" in which the drive and final stages are coupled using a coupling capacitor Ccpl.

As noted, conventional design practice fails to achieve high PAE at high output power (e.g., 2W, a power level commonly encountered during the operation of a cellular telephone). A need therefore exists for an RF power amplifier that exhibits high PAE at relatively high output powers.

#### Survey of Prior Patents

Control of the output power from an amplifier is consistently shown as requiring a feedback structure, as exemplified by Sokal et al. and further exemplified in the following U.S. Patents: 4,392,245; 4,992,753; 5,095,542; 5,193,223; 5,369,789; 5,410,272; 5,697,072 and 5,697,074. Other references, such as U.S. Patent 5,276,912, teach the control of amplifier output power by changing the



amplifier load circuit.

A related problem is the generation of modulated signals, e.g., amplitude modulated (AM) signals, quadrature amplitude modulated signals (QAM), etc. A known IQ modulation structure is shown in Figure 6. A data signal is applied to a quadrature modulation encoder that produces I and Q signals. The I and Q signals are applied to a quadrature modulator along with a carrier signal. The carrier signal is generated by a carrier generation block to which a tuning signal is applied.

Typically, an output signal of the quadrature modulator is then applied to a variable attenuator controlled in accordance with a power control signal. In other instances, power control is implemented by varying the gain of the amplifier. This is achieved by adjusting the bias on transistors within the linear amplifier, taking advantage of the effect where transistor transconductance varies with the applied bias conditions. Since amplifier gain is strongly related to the transistor transconductance, varying the transconductance effectively varies the amplifier gain. A resulting signal is then amplified by a linear power amplifier and applied to an antenna.

In AM signals, the amplitude of the signal is made substantially proportional to the magnitude of an information signal, such as voice. Information signals such as voice are not constant in nature, and so the resulting AM signals are continuously varying in output power.

A method for producing accurate amplitude modulated signals using non-linear Class C amplifiers, called "plate modulation," has been known for over 70 years as described in texts such as Terman's *Radio Engineers Handbook* (McGraw-Hill, 1943). In the typical plate-modulation technique, output current from the modulator amplifier is linearly added to the power supply current to the amplifying element (vacuum tube or transistor), such that the power supply current is increased and decreased from its average value in accordance with the amplitude modulation. This varying current causes the apparent power supply voltage on the

amplifying element to vary, in accordance with the resistance (or conductance) characteristics of the amplifying element.

By using this direct control of output power, AM can be effected as long as the bandwidth of the varying operating voltage is sufficient. That is, these nonlinear amplifiers actually act as linear amplifiers with respect to the amplifier operating voltage. To the extent that this operating voltage can be varied with time while driving the nonlinear power amplifier, the output signal will be *linearly* amplitude modulated.

Other methods of achieving amplitude modulation include the combination of a multitude of constant amplitude signals, as shown in the following U.S. Patents: 4,580,111; 4,804,931; 5,268,658 and 5,652,546. Amplitude modulation by using pulse-width modulation to vary the power supply of the power amplifier is shown in the following U.S. Patents: 4,896,372; 3,506,920; 3,588,744 and 3,413,570. However, the foregoing patents teach that the operating frequency of the switch-mode DC-DC converter must be significantly higher than the maximum modulation frequency.

U.S. Patent 5,126,688 to Nakanishi et al. addresses the control of linear amplifiers using feedback control to set the actual amplifier output power, combined with periodic adjustment of the power amplifier operating voltage to improve the operating efficiency of the power amplifier. The primary drawback of this technique is the requirement for an additional control circuit to sense the desired output power, to decide whether (or not) the power amplifier operating voltage should be changed to improve efficiency, and to effect any change if so decided. This additional control circuitry increases amplifier complexity and draws additional power beyond that of the amplifier itself, which directly reduces overall efficiency.

A further challenge has been to generate a high-power RF signal having desired modulation characteristics. This object is achieved in accordance with the

teachings of U.S. Patent 4,580,111 to Swanson by using a multitude of high efficiency amplifiers providing a fixed output power, which are enabled in sequence such that the desired total combined output power is a multiple of this fixed individual amplifier power. In this scheme, the smallest change in overall output power is essentially equal to the power of each of the multitude of high efficiency amplifiers. If finely graded output power resolution is required, then potentially a very large number of individual high efficiency amplifiers may be required. This clearly increases the overall complexity of the amplifier.

U.S. Patent 5,321,799 performs polar modulation, but is restricted to full-response data signals and is not useful with high power, high-efficiency amplifiers. The patent teaches that amplitude variations on the modulated signal are applied through a digital multiplier following phase modulation and signal generation stages. The final analog signal is then developed using a digital-to-analog converter. As stated in the State of the Art section herein, signals with information already implemented in amplitude variations are not compatible with high-efficiency, nonlinear power amplifiers due to the possibly severe distortion of the signal amplitude variations.

Despite the teachings of the foregoing references, a number of problems remain to be solved, including the following: to achieve high-efficiency amplitude modulation of an RF signal by variation of the operating voltage using a switch mode converter without requiring high-frequency switch-mode operation (as compared to the modulation frequency); to unify power-level and burst control with modulation control; to enable high-efficiency modulation of any desired character (amplitude and/or phase); and to enable high-power operation (e.g., for base stations) without sacrificing power efficiency.

#### SUMMARY OF THE INVENTION

The present invention, generally speaking, provides for high-efficiency power control of a high-efficiency (e.g., hard-limiting or switch-mode) power

amplifier in such a manner as to achieve a desired control or modulation. Unlike the prior art, feedback is not required. That is, the amplifier may be controlled without continuous or frequent feedback adjustment. In one embodiment, the spread between a maximum frequency of the desired modulation and the operating frequency of a switch-mode DC-DC converter is reduced by following the switch-mode converter with an active linear regulator. The linear regulator is designed so as to control the operating voltage of the power amplifier with sufficient bandwidth to faithfully reproduce the desired amplitude modulation waveform. The linear regulator is further designed to reject variations on its input voltage even while the output voltage is changed in response to an applied control signal. This rejection will occur even though the variations on the input voltage are of commensurate or even lower frequency than that of the controlled output variation.

Amplitude modulation may be achieved by directly or effectively varying the operating voltage on the power amplifier while simultaneously achieving high efficiency in the conversion of primary DC power to the amplitude modulated output signal. High efficiency is enhanced by allowing the switch-mode DC-to-DC converter to also vary its output voltage such that the voltage drop across the linear regulator is kept at a low and relatively constant level. Time-division multiple access (TDMA) bursting capability may be combined with efficient amplitude modulation, with control of these functions being combined. In addition, the variation of average output power level in accordance with commands from a communications system may also be combined within the same structure.

The high-efficiency amplitude modulation structure may be extended to any arbitrary modulation. Modulation is performed in polar form, i.e., in a quadrature-free manner.

Single high-efficiency stages may be combined together to form high-power, high-efficiency modulation structures.

## BRIEF DESCRIPTION OF THE DRAWING

The present invention may be further understood from the following description in conjunction with the appended drawing. In the drawing:

Figure 1 is a block diagram of a known power amplifier with output power controlled by varying the power supply voltage;

Figure 2 is a simplified block diagram of a known single-ended switch mode RF amplifier;

Figure 3 is a schematic diagram of a portion of a known RF amplifier;

Figure 4 is a schematic diagram of a conventional RF power amplifier circuit;

Figure 5 is a schematic diagram of another conventional RF power amplifier circuit;

Figure 6 is a block diagram of a known IQ modulation structure;

Figure 7 is a block diagram of a power amplifier in accordance with an exemplary embodiment;

Figure 8 is a plot comparing saturated Class AB power amplifier output power versus operating voltage with the mathematical model  $V = \sqrt{PR}$ ;

Figure 9 is a waveform diagram illustrating operation of one embodiment;

Figure 10 is a waveform diagram illustrating operation of another embodiment;

Figure 11 is a waveform diagram illustrating bursted AM operation;

Figure 12 is a waveform diagram illustrating bursted AM operation with power level control;

Figure 13 is a block diagram of a polar modulation structure using a high-efficiency amplifier;

Figure 14 is a block diagram of a first high power, high efficiency, amplitude modulating RF amplifier;

Figure 15 is a waveform diagram illustrating operation of the amplifier of Figure 14;

Figure 16 is a block diagram of a second high power, high efficiency,

amplitude modulating RF amplifier;

Figure 17 is a waveform diagram illustrating operation of the amplifier of Figure 16;

Figure 18 is a block diagram of an RF switch mode amplifier in accordance with one embodiment;

Figure 19 is a schematic diagram of a portion of an RF switch mode amplifier in accordance with one embodiment of the present invention;

Figure 20 is a schematic diagram of a suitable load network for use in the RF switch mode amplifier of Figure 19;

Figure 21 is a waveform diagram showing input voltage and related waveforms for the RF switch mode amplifier of Figure 19;

Figure 22 is a waveform diagram showing base and collector current waveforms of the switching transistor of Figure 19;

Figure 23 is a waveform diagram showing output voltage for the RF switch mode amplifier of Figure 19;

Figure 24 is a schematic diagram of a portion of an RF switch mode amplifier in accordance with another embodiment;

Figure 25 is a waveform diagram showing input voltage and related waveforms for the RF switch mode amplifier of Figure 24;

Figure 26 is a waveform diagram showing collector current waveforms of the drive transistors of Figure 24;

Figure 27 is a waveform diagram showing a gate voltage waveform of the switching transistor of Figure 24;

Figure 28 is a schematic diagram of an RF power amplifier circuit in accordance with another embodiment; and

Figure 29 is a waveform diagram showing waveforms occurring at selected nodes of the amplifier circuit of Figure 28.

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Referring now to Figure 7, a block diagram is shown of a power amplifier that overcomes many of the aforementioned disadvantages. A switch-mode (or saturated) nonlinear amplifier has applied to it a voltage produced by a power control stage. In an exemplary embodiment, the voltage  $V$  applied to the nonlinear ampli-

fier is controlled substantially in accordance with the equation

$$V = \sqrt{PR}$$

where P is the desired power output level of the amplifier and R is the resistance of the amplifier. In the case of a switch-mode or saturated amplifier, the resistance R may be regarded as constant. The power control stage receives a DC input voltage, e.g., from a battery, and receives a power level control signal and outputs a voltage in accordance with the foregoing equation.

The efficacy of directly controlling output power of nonlinear amplifiers over a wide dynamic range by solely varying the operating voltage is demonstrated by Figure 8, showing a plot comparing saturated Class AB power amplifier output power versus operating voltage with the mathematical model  $V = \sqrt{PR}$ .

Referring again to Figure 7, a power control circuit in accordance with an exemplary embodiment. A power control circuit includes a switch-mode converter stage and a linear regulator stage connected in series. The switch-mode converter may be a Class D device, for example, or a switch-mode power supply (SMPS). The switch-mode converter efficiently steps down the DC voltage to a voltage that somewhat exceeds but that approximates the desired power-amplifier operating voltage level. That is, the switch-mode converter performs an efficient gross power level control. The switch-mode converter may or may not provide sufficiently fine control to define ramp portions of a desired power envelope.

The linear regulator performs a filtering function on the output of the switch-mode converter. That is, the linear regulator controls precise power-envelope modulation during a TDMA burst, for example. The linear regulator may or may not provide level control capabilities like those of the switch-mode converter.

Note that, depending on the speed of the switch-mode converter and the linear regulator, the power control circuit may be used to perform power control and/or amplitude modulation. A control signal PL/BURST/MOD is input to a control block, which outputs appropriate analog or digital control signals for the

switch-mode converter and the linear regulator. The control block may be realized as a ROM (read-only memory) and/or a DAC (digital to analog converter).

Referring to Figure 9, a waveform diagram is shown, illustrating operation of one embodiment of the invention. The waveforms A and B represent analog control signals applied to the switch-mode converter and to the linear regulator, respectively. The waveforms  $V_1$  and  $V_2$  represent the output voltages of the switch-mode converter and to the linear regulator, respectively. Assume that the switch-mode converter has a relatively large time constant, i.e., that it ramps relatively slowly. When the control signal A is set to a first non-zero power level, the voltage  $V_1$  will then begin to ramp toward a commensurate voltage. Because of the switch-mode nature of the converter, the voltage  $V_1$  may have a considerable amount of ripple. An amount of time required to reach the desired voltage defines the wakeup period. When that voltage is reached, the control signal B is raised and lowered to define a series of transmission bursts. When the control signal B is raised, the voltage  $V_2$  ramps quickly up to a commensurate voltage, and when the control signal B is lowered, the voltage  $V_2$  ramps quickly down. Following a series of bursts (in this example), the control signal A is raised in order to increase the RF power level of subsequent bursts. The control signal B remains low during a wait time. When the voltage  $V_1$  has reached the specified level, the control signal B is then raised and lowered to define a further series of transmission bursts.

The voltage  $V_2$  is shown in dotted lines superimposed on the voltage  $V_1$ . Note that the voltage  $V_2$  is less than the voltage  $V_1$  by a small amount, greater than the negative peak ripple on the voltage  $V_1$ . This small difference between the input voltage of the linear regulator  $V_1$  and the output voltage of the linear regulator  $V_2$  makes overall high-efficiency operation possible.

Referring to Figure 10, in accordance with a different embodiment, the switch-mode converter is assumed to have a relatively short time constant; i.e., it ramps relatively quickly. Hence, when the control signal A is raised, the voltage



$V_1$  ramps quickly to the commensurate voltage. The control signal B is then raised, and the voltage  $V_2$  is ramped. The time difference between when the control signal A is raised on the control signal B is raised defines the wake up time, which may be very short, maximizing sleep time and power savings. The control signal B is then lowered at the conclusion of the transmission burst, after which the control signal A is lowered. Following the example of Figure 9, in Figure 10, when the control signal A is next raised, it defines a higher power level. Again, the voltage  $V_2$  is superimposed in dotted lines on the voltage  $V_1$ .

The same structure may be used to perform amplitude modulation in addition to power and burst control. Referring to Figure 11, a waveform diagram is shown illustrating bursted AM operation. An output signal of the switch-mode converted is shown as a solid line. As a burst begins, the output signal of the switch-mode converter ramps up. Optionally, as shown in dashed line, the switch-mode converter may ramp up to a fixed level with the linear regulator effecting all of the amplitude modulation on the output signal. More preferably, from an efficiency standpoint, the switch-mode converter effects amplitude modulation, producing an output signal that, ignoring noise, is a small fixed offset  $\Delta V$  above the desired output signal. The linear regulator removes the noise from the output signal of the switch-mode converter, effectively knocking down the signal by the amount  $\Delta V$ . The output signal of the linear regulator is shown as a dotted line in Figure 11. At the conclusion of the burst, the signals ramp down.

Full control of the output signal power level (average power of the signal) is retained. A succeeding burst, for example, might occur at a higher power level, as shown in Figure 12. As compared to Figure 11, in Figure 12, all signals scale appropriately to realize a higher average power output.

Incorporation of amplitude modulation on a phase-modulated signal, though it complicates the signal generation method, is often desirable since such signals may, and often do, occupy less bandwidth than purely phase-modulated

signals. Referring to Figure 13, a block diagram is shown of a polar modulation structure using a high-efficiency amplifier of the type described thus far. This polar modulation structure is capable of effecting any desired modulation. A data signal is applied to a modulation encoder that produces magnitude and phase signals. The phase signal is applied to a phase-modulation-capable carrier generation block, to which a tuning signal is also applied. A resulting signal is then amplified by a non-linear power amplifier of the type previously described. Meanwhile, the magnitude signal is applied to a magnitude driver. The magnitude driver also receives a power control signal. In response, the magnitude driver produces an operating voltage that is applied to the non-linear amplifier. The magnitude driver and the non-linear amplifier may be realized in the same manner as Figure 7, described previously, as indicated in Figure 13 by a dashed line.

The modulation structures described thus far are suitable for use in, among other applications, cellular telephone handsets. A similar need for high-efficiency RF signal generation exists in cellular telephone basestations. Basestations, however, operate at much higher power than handsets. The following structure may be used to achieve high-power, high-efficiency RF signal generation.

Referring to Figure 14, a first high power, high efficiency, amplitude modulating RF amplifier includes multiple switch mode power amplifier (SMPA) blocks, each block being realized as shown in Figure 7, for example. An RF signal to be amplified is input to all of the SMPA blocks in common. Separate control signals for each of the SMPA blocks are generated by a magnitude driver in response to a magnitude input signal. Output signals of the SMPA blocks are summed to form a single resultant output signal.

The manner of operation of the amplifier of Figure 14 may be understood with reference to Figure 15. On the left-hand side is shown an overall magnitude signal that is applied to the magnitude driver. On the right-hand side are shown SMPA drive signals output by the magnitude driver to be applied to the respective

SMPAs. Note that the sum of the individual drive signals yields the overall magnitude signal.

An alternative embodiment of a high-power amplifier is shown in Figure 16. In this embodiment, instead of generating individual drive signals for the respective SMPAs, a common drive signal is generated and applied in common to all of the SMPAs. At a given instant in time, the common drive signal is caused to have a value that is one Nth of an overall magnitude signal applied to the magnitude driver, where N is the number of SMPAs. The result is illustrated in Figure 17. Once again, note that the sum of the individual drive signals yields the overall magnitude signal.

Referring now to Figure 18, there is shown a block diagram of an RF switch mode amplifier in accordance with another embodiment. An RF input signal is applied to a non-reactive driving circuit. The driving circuit is coupled to an active device to drive the active device switch. The active device switch is coupled to a load network that produces an RF output signal for application to a load, e.g., an antenna. Preferably, power is applied to the active device switch through a rapid time variable power supply, realized by the series combination of a switch mode power supply and a linear regulator, enabling the operating voltage of the active device switch to be varied. By varying the operating voltage in a controlled manner, power control, burst control and modulation may be achieved as described previously.

The active device switch may be either a bipolar transistor or a FET transistor. Referring to Figure 19, a schematic diagram is shown of a portion of an RF switch mode amplifier in which the active device switch is a bipolar transistor having collector, emitter and base terminals. The collector of the bipolar transistor N1 is connected through an RF choke L to an operating voltage  $V_{PA}$  and is also connected to an output matching network. The emitter of the bipolar transistor N1 is connected to circuit (AC) ground.

The base of the bipolar transistor N1 is connected to the emitter of another bipolar transistor N2 (the driver transistor) in Darlington fashion. The collector of the driver transistor N2 is connected to an operating voltage  $V_{\text{DRIVER}}$  and is also connected to a bypass capacitor. Associated with the driver transistor N2 is a bias network including, in the illustrated embodiment, three resistors, R1, R2 and R3. One resistor R1 is connected from the emitter of the driver transistor to circuit ground. Another resistor R2 is connected from the base of the driver transistor to ground. The final resistor R3 is connected from the base of the driver transistor N2 to  $V_{\text{DRIVER}}$ . An RF input signal is applied to the base of the driver transistor through a DC isolation capacitor  $C_{\text{in}}$ .

Referring to Figure 20, the output network may take the form of an impedance-matching transmission line TL and a capacitor  $C_{\text{out}}$ .

The RF input voltage signal is sinusoidal as shown by waveform 1 of Figure 21. The input voltage is level shifted upward to produce a voltage at the base of the driver transistor N2, shown by waveform 2. The emitter voltage of the driver transistor N2, shown by waveform 3, is one  $V_{\text{be}}$  drop below and is applied to the base of the switching transistor N1. At the beginning of the positive half-cycle, the driver transistor N2 is operating as an emitter follower, with output (emitter) voltage sufficiently below the turn-on voltage of the switching transistor N1 so that the switching transistor N1 is cut off. As the signal increases, the driver transistor N2 turns the switching transistor N1 on and drives it into saturation as shown in Figure 22. Current flows through the RF choke L and through the switching transistor N1, and the output voltage decreases as the capacitor  $C_{\text{out}}$  is discharged as shown in Figure 23. Near the end of the positive half-cycle, the driver transistor N2 output voltage falls below the turn-on voltage of the switching transistor N1, allowing it to turn off. The value of the resistor R1 is chosen such that the switching transistor N1 quickly cuts off. Current continues to flow through the RF choke L, charging the capacitor  $C_{\text{out}}$  and causing the output voltage to increase.

Referring to Figure 24, a schematic diagram is shown of a portion of an RF switch mode amplifier in which the active device switch is a FET transistor (MES-FET, JFET, PHEMT, etc.) having drain, source and gate terminals. The drain of the FET transistor M1 is connected through an RF choke L1 to an operating voltage  $V_{PA}$  and is also connected to an output network. The source of the FET transistor is connected to circuit (AC) ground.

The gate of the FET transistor is biased from supply  $-V_B$  through a large value resistor R1, and is further connected through a DC isolation capacitor C1 to a pair of bipolar transistors (driver transistors) connected in push-pull arrangement. The driver transistors include an NPN transistor N1 and a PNP transistor P1. The collector of the NPN driver transistor N1 is connected to an operating voltage  $V_{CC}$  and is also connected to a bypass capacitor. The collector of the PNP driver transistor P1 is connected to a negative reference voltage  $-V_B$  and is also connected to a bypass capacitor. The bases of the driver transistors are connected in common. Large-valued resistors R2 and R3 connect the common node to the respective power supply rails.

A further NPN bipolar transistor N2 is connected in common base configuration. The emitter of the further bipolar transistor is connected through a resistor R4 to  $-V_B$  and is connected through a capacitor C3 to the RF input signal. The collector of the further bipolar transistor is connected through an inductor L2 to  $V_{CC}$  and is also connected to a bypass capacitor.

Referring to Figure 25, input voltage waveforms 1-4 are shown for the circuit of Figure 24. The input voltage 1 is level shifted down one  $V_{be}$  (producing voltage 2) and is then applied to the emitter of the bipolar transistor N2. A large voltage swing 3 is produced at the collector of the bipolar transistor N2 by action of the inductor L2. This voltage swing is level shifted downward to produce a voltage 4 that is applied to the bases of the driver transistors at node N. In operation, during the positive half-cycle, initially the further bipolar transistor N2 is turned

off. Current flows through the inductor L2 into the capacitor C2 coupled to the bases of the transistor pair, causing the NPN transistor N1 to turn on and causing the PNP transistor P1 to turn off (Figure 26). The DC isolation capacitor C1 is charged up from the  $V_{CC}$  supply, raising the gate potential of the FET M1, causing it to turn on (Figure 27). During the negative half-cycle, the further bipolar transistor N2 is turned on. Current flows through the inductor L2, through the further transistor N2 to the  $-V_B$  rail. Current also flows out of the base of the PNP transistor P1, turning it on. The DC isolation capacitor C1 discharges, lowering the gate potential of the FET M1, causing it to turn off. The output network operates in the same manner as previously described.

Referring now to Figure 28, a schematic diagram is shown of a multi-stage RF power amplifier circuit with which the foregoing driver circuit may be used. An input matching circuit composed of a coupling capacitor  $C_1$ , a capacitor  $C_2$  and an inductor  $L_1$  is used to set the input impedance of the circuit. A driver stage  $M_1$  and a final stage  $M_2$  are shown as FETs, although in other embodiments bipolar transistors may be used. The drain electrode of the FET  $M_1$  is coupled to a supply voltage  $V_{d1}$  through a drain bias network including an RF choke  $L_3$  and a capacitor  $C_5$ . Similarly, the drain electrode of the FET  $M_2$  is coupled to a supply voltage  $V_{d2}$  through a drain bias network including an RF choke  $L_7$  and a capacitor  $C_{10}$ .

Respective gate bias networks are provided for the stages  $M_1$  and  $M_2$ . In the case of the stage  $M_1$ , the gate bias network is composed of an inductor  $L_2$ , a capacitor  $C_3$  and a capacitor  $C_4$  connected at a common node to a voltage  $V_{g1}$ . In the case of the stage  $M_2$ , the gate bias network is composed of an inductor  $L_6$ , a capacitor  $C_8$  and a capacitor  $C_9$  connected at a common node to a voltage  $V_{g2}$ .

The driver stage and the final stage are coupled by an interstage network, shown here as a series LC combination composed of an inductor  $L_4$  and a capacitor  $C_6$ , values of which are chosen so as to provide a resonance with the input capacitance of the final stage  $M_2$ . The final stage  $M_2$  is coupled to a conventional

load network, illustrated in this example as a CLC Pi network composed of a capacitor  $C_{11}$ , an inductor  $L_8$  and a capacitor  $C_{12}$ , values of which are determined in accordance with characteristics of the final stage  $M_2$ .

In an exemplary embodiment, component values may be as follows, where capacitance is measured in picofarads and inductance is measured in nanohenries:

Table 1

Capacitor	pf	Inductor	nh	Voltage	V
$C_1$	27	$L_1$	8.2	$V_{d1}$	3.3
$C_2$	10	$L_2$	33	$V_{d2}$	3.2
$C_3$	0.01	$L_3$	33	$V_{g1}$	-1.53
$C_4$	27	$L_4$	4.7	$V_{g2}$	-1.27
$C_5$	27	$L_5$	NA		
$C_6$	27	$L_6$	39		
$C_7$	NA	$L_7$	15		
$C_8$	27	$L_8$	2.7		
$C_9$	0.01				
$C_{10}$	27				
$C_{11}$	1.5				
$C_{12}$	5.6				

In the example of Figure 28, the driver stage, stage  $M_1$ , is operated in switch mode. Referring to Figure 29, waveforms diagrams are provided showing the input voltage to the stage  $M_2$  at node A, the drain voltage of the stage  $M_1$  at node B, the drain voltage of the stage  $M_2$  at node C, the drain current of the stage  $M_1$  at node D, and the drain current of the stage  $M_2$  at node E. Note that the peak value of the gate voltage of the final stage, stage  $M_2$  (waveform A), is considerably greater than in conventional designs. In this arrangement, the input drive of the switch may be sufficiently high that the operating voltage of the driver stage may

be reduced. This reduction further reduces the DC supply power to the driver, enhancing PAE.

Using circuits of the type illustrated, PAE of 72% has been measured at an output power of 2W.

Hence, there has been described power amplifier circuit arrangements, including driving circuits and a multi-stage amplifier circuit, that allow for precise generation of a desired RF waveform without the need for feedback and with high power-added efficiency.



What is claimed is:

1. A variable output RF power amplifier comprising:  
voltage regulator means for producing a specified voltage within a range of voltages in accordance with a control signal for performing at least one of level control, burst control, and modulation; and  
a power amplifier including a final amplification stage having the specified voltage as a supply voltage and having a drive signal causing the final amplification stage to be driven repeatedly between two states, a hard-on state and a hard-off state, without operating the amplifier in a linear operating region for an appreciable percentage of time;  
wherein the amplifier is controlled without continuous or frequent feedback adjustment.
2. The apparatus of Claim 2, wherein the voltage regulator means comprises a first switch-mode converter stage and a second linear regulator stage.
3. The apparatus of Claim 2, wherein the switch-mode converter stage provides coarse level control and the linear regulator stage provides fine ramp control.
4. The apparatus of Claim 3, wherein the power amplifier is hard-limited.
5. The apparatus of Claim 4, wherein the power amplifier is a saturated amplifier selected from the group of Class A, Class AB and Class C amplifiers.
6. The apparatus of Claim 3, wherein the power amplifier is a switch-mode amplifier.

7. The apparatus of Claim 3, wherein the power amplifier is a Class C amplifier.
8. The apparatus of Claim 2, wherein the switch-mode converter stage provides level control and ramp control.
9. The apparatus of Claim 2, wherein the linear regulator stage provides ramp control and level control.
10. The apparatus of Claim 2, further comprising means for receiving said control signal and in response thereto producing a first control signal for the switch-mode converter stage and a second control signal for the linear regulator stage.
11. The apparatus of Claim 2, further comprising a magnitude driver responsive to a modulation signal for producing a first control signal for the switch-mode converter stage and a second control signal for the linear regulator stage.
12. The apparatus of Claim 2, further comprising means responsive to a phase control signal for generating a carrier signal having a phase modulation characteristic, the carrier signal being applied to the RF power amplifier.
13. The apparatus of Claim 12, wherein the modulation signal is a magnitude control signal, and the RF signal is amplitude modulated.
14. The apparatus of Claim 13, further comprising a modulation encoder responsive to a data signal for generating the magnitude control signal and the phase control signal.

15. The apparatus of Claim 14, wherein the modulation encoder operates in a polar coordinate system.

16. The apparatus of Claim 2, further comprising:

a plurality of amplifier modules, each amplifier module comprising:

a switch mode converter having a power input, a power output and a control input;

a regulator having a power input, a power output and a control input, the power input of the regulator being coupled to the power output of the switch-mode converter;

a magnitude driver responsive to a modulation signal for producing a first control signal coupled to the control input of the switch mode converter and a second control signal coupled to the control input of the regulator; and

an RF power amplifier having a non-linear operational mode, a power output of the regulator supplying a operating voltage of the RF power amplifier;

an RF signal applied in common to all of the RF power amplifiers;



and


a magnitude driver responsive to an overall magnitude signal for generating one or more magnitude drive signals, a magnitude drive signal being applied to each of the RF power amplifiers.

17. The apparatus of Claim 16, wherein a separate respective magnitude drive signals are generated for each of the RF power amplifiers.


18. The apparatus of Claim 16, wherein a single magnitude drive signal is applied in common to all of the RF power amplifiers.

19. A method of controlling a power amplifier, comprising:  
generating a specified voltage in accordance with a control signal  
for performing at least one of level control, burst control, and modulation;  
applying the specified voltage to a power amplifier as a supply voltage of a final amplification stage of the power amplifier; and  
repeatedly driving the final amplification stage between two states, a hard-on state and a hard-off state, without operating the amplifier in a linear operating region for an appreciable percentage of time;  
wherein the amplifier is controlled without continuous or frequent feedback adjustment.
20. The method of Claim 19, further comprising applying an RF input signal to the RF amplifier, wherein the RF input signal is phase modulated.
21. The method of Claim 20, further comprising:  
encoding data in polar coordinates to produce a magnitude signal and a phase signal; and  
generating the RF input signal in accordance with the phase signal;  
wherein said modulation signal is derived from said magnitude signal.


**FIG. 1** (PRIOR ART)**FIG. 8**




*Fig. 2 (Prior Art)*





*Fig. 3 (Prior Art)*



*Fig. 4 (Prior Art)*



*Fig. 5 (Prior Art)*








FIG. 9




FIG. 10




FIG. 11




FIG. 12




FIG. 13




FIG. 14




FIG. 16

FIG. 17







Fig. 18





*Fig. 19**Fig. 24*

Fig. 20




Fig. 21




Fig. 22





Fig. 23



$$P_0 = \frac{V_{PA}^2}{2Z_0}$$





Fig. 28



29



# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 00/20841

**A. CLASSIFICATION OF SUBJECT MATTER**  
IPC 7 H03F1/02 H03G3/00

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)

IPC 7 H03F H03G H04B

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 4 831 334 A (HUOSPETH THOMAS ET AL) 16 May 1989 (1989-05-16) column 3, line 51 -column 4, line 44; figures	1,19
A	FR 2 768 574 A (MOTOROLA SEMICONDUCTEURS) 19 March 1999 (1999-03-19) page 3, line 9 -page 4, line 14	1,19
A	US 3 919 656 A (SOKAL NATHAN O ET AL) 11 November 1975 (1975-11-11) cited in the application abstract	1,19
	-/-	

☒ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

\* Special categories of cited documents :

- "A" document defining the general state of the art which is not considered to be of particular relevance
- "E" earlier document but published on or after the international filing date
- "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- "O" document referring to an oral disclosure, use, exhibition or other means
- "P" document published prior to the international filing date but later than the priority date claimed

"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

"&" document member of the same patent family

Date of the actual completion of the international search

26 October 2000

Date of mailing of the international search report

07/11/2000

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Blaas, D-L

# INTERNATIONAL SEARCH REPORT

International Application No  
PCT/US 00/20841

## C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	<p>NOJIMA T ET AL: "CIRCUIT TECHNOLOGY FOR MOBILE/PERSONAL COMMUNICATIONS" EUROPEAN MICROWAVE CONFERENCE PROCEEDINGS, GB, NEXUS BUSINESS COMMUNICATIONS, vol. CONF. 24, 5 September 1994 (1994-09-05), pages 220-229, XP000643169 ISBN: 0-9518-0325-5 figure 4</p>	1,19

# INTERNATIONAL SEARCH REPORT

information on patent family members

Int. l. Application No

PCT/US 00/20841

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 4831334 A	16-05-1989	CA 1286734 A DE 3879627 A DE 3879627 D DE 3879627 T EP 0316405 A JP 7058871 B JP 1503587 T WO 8810025 A	23-07-1991 29-04-1993 29-04-1993 21-10-1993 24-05-1989 21-06-1995 30-11-1989 15-12-1988
FR 2768574 A	19-03-1999	NONE	
US 3919656 A	11-11-1975	NONE	